library verilog;
use verilog.vl_types.all;
entity Block1 is
    port(
        BD_068          : out    vl_logic;
        B_068           : in     vl_logic;
        D_068           : in     vl_logic
    );
end Block1;
